> anishgoyal


NotesEENG 3341: Microelectronics Lecture 6

Field Effect Transistors

calendar_today   article 714 words   access_time 5 min   replay Modified

Table of Contents

Overview

Types of FETs

MOSFETs

Characteristics

Modes of Operation

  1. Cutoff Region $v_{GS} \le V_{TN}$ ⇒ $i_D = 0$

  2. Triode (Linear) Region $v_{GS} - V_{TN} > 0$ and $v_{GS} - V_{TN} > v_{DS}$ ⇒ $i_D = K_n[(v_{GS} - V_{TN})v_{DS} - \tfrac{v_{DS}^2}{2}]$

  3. Saturation Region $v_{GS} - V_{TN} > 0$ and $v_{DS} > v_{GS} - V_{TN}$ ⇒ $i_D = \tfrac{K_n}{2}(v_{GS} - V_{TN})^2(1 + \lambda v_{DS})$

Where: $K_n = K_n' \tfrac{W}{L}$, $K_n' = \mu_n C_{ox}'$

Equivalent Circuit

06 Field Effect Transistors 2025-11-02 08.21.58

Channel-Length Modulation

Transconductance ($g_m$)

$$ g_m = \frac{\partial i_D}{\partial v_{GS}} $$

Enhancement vs. Depletion MOSFETs

Type Channel Present at $v_{GS}=0$ Turn-on Requirement Common Use
Enhancement No $v_{GS} > V_T$ Digital, CMOS
Depletion Yes $v_{GS} < 0$ (for n-channel) Analog, older designs

PMOS Transistors

MOSFET as a Switch

Biasing MOSFETs

Purpose

Common Biasing Methods

Bias Type Description Notes
Fixed $V_{GS}$ Bias Uses constant gate-source voltage. Simple but sensitive to $V_T$ and $K_n$ variations.
Load-Line Bias Graphical method showing $I_D$–$V_{DS}$ relationship. Helps visualize operation point.
Four-Resistor (Voltage Divider) Uses feedback and voltage division for stability. Common in analog design.
Drain (Two-Resistor) Feedback Gate voltage from drain through resistor. Improves Q-point stability.

Bias Equation: $V_{DD} = I_D R_D + V_{DS}$

Example: Q-point Verification

Biasing Summary

Bias Type Advantage Limitation Application
Constant $V_{GS}$ Simple High sensitivity Switching
Four-Resistor High stability More components Amplifiers
Drain Feedback Moderate stability Lower gain Digital switching

JFETs

Structure and Operation

I–V Relationships

For n-channel JFET:

where

Equivalent Circuit

Comparison: MOSFET vs. JFET

Property MOSFET JFET
Gate control Insulated gate (oxide) PN junction gate
Modes Enhancement and depletion Depletion only
Input impedance Very high High
Fabrication Easier, cheaper Complex, costly
Common use Digital & power circuits Analog, low-noise amplifiers

Key Equations Summary

References

Sources

Graph